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ABSTRACT 
Continuous-time filters can be used as preprocessing blocks in front of an analog-to-digital 
converter (AID) in the receiving data path of a disk-drive read-channel system and as post-
processing blocks after a digital system for example in digital-to-analog converter (D/A), etc. 
High-frequency continuous-time filters with low supply voltage are finding increased appli-
cations in high-speed Integrated Circuits (ICs) of telecommunication [1,2], video [3,4], and 
magnetic read-channel [5]. This has been the driving force in the development of numerous 
continuous-time filter techniques existing today, and further ongoing research. Among the 
different topologies, current-mode functions exhibit higher frequency potential, simpler archi-
tectures, and lower supply voltage capabilities [ 6]. 
Active RC filters have been used for years due to the high linearity. However, the uncer-
tainty in cutoff frequency , mainly due to ~he integrated passive resistors and capacitors, limits 
the application. On the other hand, current conveyors, introduced in the early 1970's, are now 
emerging as an important class of circuits [7,8]: A novel current-mode active RC filter com-
bines the advantages of current conveyor circuits and active RC filter configuration with digital 
frequency tuning is proposed. 
With digital tuning, the fabricated central frequency is measured with respect to a provided 
reference frequency, and a digital code is then derived which selects the appropriate capacitor 
elements that will return tuning to the nominal value, within some defined tolerance (e.g., 
±5%). A further benefit of this approach is that the modulation of the signal path by the tuning 
circuitry can be eliminated. 
A lV, 8th order, 250MHz current-mode Butterworth lowpass filter with digital frequency 
xii 
tuning has been implemented in TSMC 0.25 µm CMOS technology. The proposed filter achieved 
a SN D Rmax of 48.SdB and H D3 of 55dB for a single-tone 300m V ½-p signal at 50MHz. For 
250MHz, SN D Rmax = 48dB and the corresponding H D3 = 54dB with input Vpp = 300m V. 
The pole frequency can be tuned from 237MHz to 325MHz. 
1 
1 . INTRODUCTION 
1.1 Motivation 
An effective technique to produce high-frequency continuous-time filter with low-power-
supply voltage is current-mode approach. It is well known that basic operations such as addi-
tion, subtraction, or multiplication are easier to perform using currents instead of voltages. In 
addition, current-mode functions exhibit higher operating frequency potential, simpler archi-
tectures, and lower supply voltage capabilities than their voltage-mode counterparts. Gm - C 
method is an effective way to !ealize a filter with moderate low supply voltage and moderate 
linearity. However, it is not preferred for very low supply voltage (1 V). This forms the motiva-
tion in developing new effective techniques for current-mode high-frequency continuous-time 
filter with very low supply voltage. · 
1.2 Organization of Thesis 
This thesis aims to address key issues in the design of current-mode continuous-time filters 
for better understanding of different ways to realize frequency tuning in general and digital 
frequency tuning in particular. This chapter presents some important performance metrics 
used to evaluate the performance of continuous-time filters, the available filter architectures, 
and the on-chip frequency tuning architectures. 
Chapter 2 presents a Sallen-Key lowpass biquad configuration in detail. Analyzes of dif-
ferent control coefficients are also given. The possibility of independent Q-tuning of biquad 
is derived from the study of the transfer characteristic and modification of the configuration. 
2 
The sensitivity is further analyzed to give an understanding of the unideal effects with a design 
perspective. 
Chapter 3 describes of the adjoint network characteristics. which is the basic of this work. 
The adjoint network of Sallen-Key lowpass biquad is then further derived. 
Discusion of the digital frequency tuning technique is given in Chapter 4. The measurement 
of the fabricated pole frequency is based on the oscillation frequency of the filter. The rela-
tionship of the oscillation frequency and the pole frequency is further studied, and the tuning 
accuracy of this tuning technique is discussed as well. 
Chapter 5 presents some key design issues in particular for a 1 V, 8th order, 250MHz current-
mode prototype continuous-time filter with the proposed digital frequency tuning. System 
simulation and layout consideration is then presented in Chapter 6. Observations derived from 
this work and some future directions are presented in Chapter 7. 
1.3 Types of Integrated Analog Filter 
There are two main techniques for realizing integrated analog .filters. One.technique is based 
on the use of switched-capacitor circuits (SC) and switched-current circuits (SI). Though their 
signal remains continuous, these techniques require sampling in the time domain, and the clock 
rate must always be at least twice of the highest frequency being processed for satisfying the 
·, 
Nyquist theorem. As a result, these types of filters are limited in their capability of process-
ing high-frequency signals. Another drawback lies in the difficulty of turning on the CMOS 
switches over the entire voltage swing in low voltage supply (1 V) [9]. 
Another popular technique for integrated analog filters is continuous-time filtering [11]. 
Continuous-time filters have signals that remain continuous in time and that have analog signal 
levels. Since no sampling is required, continuous-time filters have significant speed advantage 
over their discrete-time counterparts. 
Despite of the frequency operation capability, discrete-time filters have two main advan-
tages over continuous-time filters. The first advantage is the coefficient accuracy. SC filters 
3 
can achieve a coefficient accuracies of 0.1 %, whereas the coefficient accuracy of continuous-
time filters is limited to 30%-50%. Thus, tuning is required for continuous-time filters. The 
second advantage is the relatively better linearity and noise performance. However, there are 
numerous high-speed applications in which distortion and noise performances are not too de-
manding, such as many data communication and video circuits. Thereby, the continuous-time 
filters are preferred in such applications. 
1.4 The Approximation Problem 
Solution to approximation problem is a major step in the design procedure of a filter. It 
is through the solution of this problem that the filter designer determines the filter function 
and the response which satisfy the specifications. The approximation problem arises from the 
fact that the ideal lowpass filter is unrealiza~le, bec~use its impulse response is noncausal and 
thus the ideal amplitude response cannot be expressed as a rational function in the Laplace 
domain. Refer to causality, a causal network will not respond before an excitation has been 
applied to its terminals. The lowpass approximation function is more often studied due to its 
simplicity and the fact that other types of filters can be derived from the lowpass function. 
In practice, the specifications of a filter may be given in terms of the cutoff frequency ( or 
frequencies) We, the maximum allowable deviation Amax in the passband, the stopband edges 
W 8 , and the minimum attenuation Amin in the stopband. In general, from the specifications, 
a frequency response magnitude plot, which will correspond to a prespecified curve, can be 
drawn. The required response will have to lie between the limits set by this response magnitude 
plot. The ideal lowpass filter and the practical lowpass filter magnitude response, which satisfy 
the specifications are shown in Figure 1. 
The frequency response of filter can be specified as amplitude response and phase response. 
The approximation problem is further divided into amplitude approximation and phase ap-
proximation. Which one is used in filter design depends on the application. For amplitude 
approximation, if a small error in the passband and a non-zero transition band are acceptable, 
20log IF(jro )I j~ 
20log IF(jro c )I ---------. 
0 0) C 0) 
(a) Ideal lowpass filter amplitude response 
4 
201ogjFG ro )I 
0 
I 
I I 
I I 
I I 
1 ~maxt 
Amin 
0) C 0) S 
(b) Practical lowpass filter amplitude response 
Figure 1: The ideal and practical lowpass filter amplitude response. 
0) 
we may seek a nomalized rational function F ( s), the magnitude of which will approximate the 
ideal response as closely as possible. A suitable magnitude function, whose cutoff frequency 
is normalized to We= l, is given by 
1 
JF(jw)I = M(w) = [1 + c:2w(w2)]1/2 (1) 
Where c: is a constant between zero and one (0 < c: ::; 1), according to the accepted passband 
error, and w(w2 ) is a function of w2 such that 
0::; w(w2)::; 1 whereO::; w::; 1 (2) 
w(w2 ) increases very fast with increasing w, for w > l. In general, the numerator of M(w) 
may be a constant other than unity, which will influence the gain ( or attenuation) at DC (w = 
0). Different c:, w(w2 ) and the corresponding F(s) forms different amplitude approximations. 
Some well known lowpass functions are the Butterworth ( or maximally flat), which will be 
5 
used in our design, the Chebyshev (or equiripple), and the Elliptic (or Cauer) function filters. 
The Butterworth approximation function can be written as 
1 
M(w)---~ - [1 + w2nJ1/2 (3) 
The 3dB cutoff frequency lies in the normalized We = 1, the amplitude is 3dB below its value - . 
at DC. This is independent of n, the order of the filter function, which in fact determines how 
close to the ideal is the approximating function. Butterworth approximation is also called the 
maximally flat approximation, because the error in the passband is zero at w = 0 and maximally 
flat up to the cutoff frequency. 
1.5 Filter Characterizations 
Analog circuits generally have many different performance criteria that must be met so that 
the overall system performance meets specifications. The performance of microelectronic fil-
ters is limited by the undesired disturbances (noise, harmonic distortion, DC offset) generated 
internal and external to the filter. When these disturbances fall in the passband of the filter, 
they alter the character of the desired signal in a manner that cannot be eliminated by linear fil-
tering. Moreover, out-of-band disturbances in sampled filters can alias and increase the overall 
passband disturbance level [10]. Some typical filter performance criteria are transfer function 
accuracy, sensitivity, linearity, power consumption, and noise performance [11]. 
1.5.1 Sensitivity 
sensitivity is a measure of the change in some performance characteristic of the network 
(or the network function) resulting from some change in the nominal value of one or more of 
the elements of the network [12]. Even if a network realization is attractive from theoretical 
considerations, high sensitivities may make it useless in practice. 
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Sensitivity is denoted by symbol S with a superscript character indicating the performance 
characteristic being ·evaluated and a subscript character indicating the network element that is 
causing the change, as: 
The sensitivity is defined as 
S¼ = 
3v+-characteristic 
:r:+-element 
8yx 
8xy 
8y/y 8(lny) 
8x/x - 8(lnx) 
(4) 
(5) 
This definition is referred to as relative sensitivity. Many choices are coIIlD)on for the perfor-
mance characteristic y, such as actual network function (with variables or w), pole (and zero) 
locations, coefficients of the numerator and den,ominator polynomials, properties such as the 
Q factor, and so forth. By this definition, the predict changes in some network characteristic y 
as a result of some incremental change in a network element x can be written in the form 
D..y 
y 
1.5.2 Total Harmonic Distortion (THO) 
D..x 
SY-
:,; X 
(6) 
If a sinusoidal waveform is applied to a nonlinear system, the output signal will have 
frequency components at harmonics of the input waveform. The total harmonic distortion 
(THD) of a signal is defined as the ratio of the total power of the second and higher harmonic 
components to the power of the fundamental for that signal. In units of dB, THD is found using 
the following relation: 
(7) 
7 
where VJ is the amplitude of the fundamental and Vhi is the amplitude of the ith harmonic 
component. Sometimes THD is presented as a percentage value as 
(8) 
In order to avoid having the harmonic components fallen in the stopband of the filter, inter-
modulation tests is necessary to measure filte~ linearity near the upper passband edge. This is 
shown in Section 1.5.4 [11]. 
1.5.3 Signal to Noise and Distortion Ratio (SNDR) 
A signal-to-noise (SNR) value (in dB) of a signal node in a system is usually defined as 
signal power 
SNR=lOlog[----] noise power 
(9) 
Thus, assuming a node in a circuit consists of a signal, Vx ( t), that has a normalized signal 
power of VJrms) and a normalized noise power of V;(rms), the SN R is given by 
Vx(rms) 
SNR = 20log[V. ] 
n(rms) 
(10) 
For a filter system, there are tradeoffs between the spectral purity of the output signal and the 
signal to noise ratio. For large output amplitudes, the distortion of the signal is significant but 
the signal to noise ratio is attractive whereas the small output amplitudes, the distortion of the 
signal is minimal but the signal to noise is small. The ratio of signal to noise and distortion 
energy is a reasonable figure of merit for assessing the performance potential of a filter 
(11) 
8 
Where Vx is the input signal amplitude, Vn is the root mean square value of the noise compo-
nent, and Vhi is the amplitude of the ith harmonic component. Clearly, SN DR is a function of 
input signal amplitude and can be optimized. 
1.5.4 Third-Order Distortion (H D3 and I D3 ) 
In fully differential designs, the even-order distortion components are ideally zero and , 
thus, third-order distortion components typically dominates. Consider a nonlinear system with 
an input signal Vin ( t), and an output signal Vout ( t). The output signal can be written as a Taylor 
series expansion of the input signal: 
(12) 
Here, the linear term is a1, where as a2,a3, and a4characterize the second-, third-, and fourth-
order distortion terms, respectively. In a fully differential design, a3 dominates and Vout(t) can 
be approximated as 
(13) 
If ¼n ( t) is a sinusoidal signal given by 
¼n(t) = Acos(wt) (14) 
the output signal can be approximated as 
a3 
Vout(t) a1Acos(wt) + ~A3 [3cos(wt) + cos(3wt)] (15) 
It can be seen that the third-order distortion term results in power at th~ third harmonic fre-
quency 3w and the third-order harmonic _distortion ratio (H D3 ) is defined as 
9 
a1A 
H D3 = 20log(--) 
as 
-As 
4 
(16) 
Unfortunately, this distortion term lies at 3w for a single tone test, which usually lies in the stop 
band of a lowpass filter. Thus, we resort to an intermodulation test (or two-tone test) to move 
the distortion term back to the vicinity of the input signals. 
Consider now the case of a two-tone test, where the input signal consists of two equally 
sized sinusoidal signals such as 
(17) 
the output signal can be approximated as 
9as 
Vout(t) (a1A + 4 A3 )[cos(w1t) + cos(w2t)] 
as 
+4 A3 [cos(3w1t) + cos(3w2t)] (18) 
3as 
+4 A3[cos(2w1t + w2t) + cos(w1t + 2w2t)] 
3as 
+4 A3 [cos(2w1t - w2t) + cos(2w2t- wit)] 
We see that the first term of Equation (18) is the fundamental components, the second· and 
third terms show the distortion levels near the three times the fundamentals, and the fourth 
term describes the distortion levels at two new frequencies that are close to the fundamental 
frequency. The third-order intermodulation value (J D3 ) is defined as 
as 3A2 
ID3 = 20log(-)(-4 ) a1 (19) 
10 
From Equations (15) and (18), it can be seen that, as the amplitude of the input signal, A, is 
increased, the level of the fundamental rises linearly, whereas the third-order harmonic distor-
tion level and the intermodulation distortion level rise in a cubic fashion. Thus, H D 3 and J D 3 , 
which are defined in dB, decrease as the input signal amplitude increases. 
1.5.5 Spurious-Free Dynamic Range (SFDR) 
The ratio of the maximal signal swing and the rms noise represents the dynamic range, 
which characterizes the overall robustness and signal-handling capability of the filter. SFDR 
is a frequency domain characteristic defining the dynamic range, which is defined to be the 
ID3 (or signal-to-noise ratio in this case) when the power of the third-order intermodulation 
products equals the noise power [11]. The signal-to-noise ratio (SN R) and SF DR are further 
illustrated in Figure 2. 
1.5.6 Group Delay 
Group delay is an often specified critera of filters, especially when time-domain behavior is 
important [13], such as in data or pulse transmission systems. The transfer function of a filter 
is usually written as 
H(jw) = IH(jw)lej,t,(w) (20) 
where IH(jw) I is the magnitude and q;(w) is the phase. The group delay 7(w) is de:(ined as 
where 
T(w) = 
dcp(w) · 
dw 
c/>(w) 
Tp = ---
W 
(21) . 
(22) 
11 
signal amplitude (dB) 
Noise floor 
Third-order 
intermodulation 
Fundamentals 
(a) :Pefinition of SNR. 
~NR 
ID3 
_ _ . Third-order 
intermodulation 
signal amplitude (dB) 
Fundamentals 
--,------------
SFDR=ID3 
Noise floor 
(b) Definition of SFDR. 
Figure _2: Illustration of SN R and SF DR. 
frequence 
frequence 
12 
is the phase delay. The definition of the group delay has a physical meaning only when the 
magnitude function varies slowly with frequency, and the phase varies nearly linearly with 
frequency over the band of interest. From the equations mentioned above, we know that if 
H(s) is a rational function, the same will be true for the group delay r(w), while the phase 
delay Tp will not be a rational function. In a linear phase filter, the phase is given by 
</>(w) = arge-jwT = -wT (23) 
and represents the pure group delay ofT within the passband of the filter. 
1.6 Implementation of Biquads 
The most influential research that preceded the low voltage continuous-time techniques were 
the active RC, the transconductance-capacitor· (Gm-C), and the.current conveyor building 
block [7, 14,-15]. 
Though Gm - C filters provides moderate low distortion, they are only preferred when the 
supply voltage is sufficient high, otherwise the signal swing is not high enough. _For example, 
the signal swing for a basic differential pair is equal to Vid - 2Visat - Vtn• For 1 V supply, the 
signal swing will be less than 200m V, which is not enough. The other reason lies in the fact 
that peak detectors are usually needed in the Q-tuning loop [11], and frequency tuning based 
on the charge comparison via switches with different phase clock signals can not turn on for the 
entire voltage swing at low (1 V) supply voltage. Therefore, this type of filter is not discussed 
further here. 
1.6.1 Active RC 
Active RC filters based on integrated passive (usually polysilicon) resistors and capacitors 
have been used for many years [16]. The low voltage filter design based on this technique are 
mainly concentrated on the design of operational amplifiers ( opamps ), which can be performed 
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even down to 1.5V [ 17]. If very low distortion specifications are required ( <-80dB) the. active 
RC technique is the only remaining integration technique for analog integrated filters [18]. 
A single amplifier biquad (SAB) is the simplest way to realize a biquadratic transfer func-
tion (biquad) [19]. A large number of two-opamp biquads were obtained for the enhancement 
of the Q factor and reduction of the sensitivity of certain SABs [20-23]. The use of three 
opamps to realize second-order filter functions leads to multiple-output biquads with the addi-
tional advantage of versatility in that w0 , Q, and the filter gain can be independently adjusted 
[24-28]. 
However, the active RC filters inherently have the uncertainty in cutoff frequency, which 
depends on the absolute value of the polysilicon sheet resistance and that of the capacitance. 
Recent developme.nts using discrete programmable capacitive banks have demonstrated accu-
racies down to 5% at the cost of chip area, which will be illustrated in Section 1.8.3. 
In our project, a modified Sallen-key biquad, which is explained in Section 2.2, is selected 
for the programmability in frequency and Q, and the capability of being implemented without 
finite gain amplifier as well. 
1.6.2 Current Conveyor 
The symbol and definition of the first and second generation current conveyors are shown 
in Figure 3. A current conveyor is a three terminal device which when arranged with other 
electronic elements in specific circuit configurations can perform many useful analog signal 
processing functions [7,14,15]. In many ways the current conveyor simplifies circuit design in 
much the same manner as the conventional opamp. This stems largely from the fact that the 
current conveyor offers an alternative way of useful implementations. This together, with the 
fact that the actual terminal behavior is quite closely to the ideal case. The current conveyor 
offers several advantages over the conventional opamp; specially a current conveyor circuit can 
provide a higher gain over a large signal bandwidth under small or large signal conditions than 
a corresponding opamp circuit in effect a higher gain-bandwidth-product [29]. 
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(a) CCI (b) CCII 
Figure 3: Symbols and mathematical definitions of current conveyors. 
An important attribute of a current conveyor is its ability to convey between two terminals 
(X and Z) at vastly different impedance levels [7]. Based on this characteristic, many active 
RC circuits can be converted to a current-conveyor-based circuits as illustrated in Section 3. 
1. 7 Realization of High-Order Transfer Functions 
In most cases, the selectivity provided by a second-order filter is not adequate. Higher-order 
filter functions have to be realized in order to satisfy the stringent selectivity requirements in 
telecommunication systems, special instrumentation, and many other applications. 
The most useful methods for the realization of high-order filter functions in practice fall 
int9 one of the following three general methods: 
1. Simulation of passive LC ladder networks. 
2. Multiple-loop feedback circuits 
3. Cascade connection of second-order sections 
1.7.1 Simulation of Passive LC Ladder Networks (SLC) 
Simulation of passive resistively-terminated lossless ladder networks can be achieved by 
simulating the inductances of the ladder using gyrators. The ladder simulation method is at-
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tractive, because it leads to active circuits of lower sensitivities [30,31]. 
1.7.2 Multiple-Loop Feedback Circuits (MLF) 
We are concerned here with the application of negative feedback in a cascade connection of 
low-order sections (first-order). Two general topologies have been studied extensively. One is 
the leapfrog topology [32] shown in Figure 4(a). The other is the summed-feedback shown in 
Figure 4(b ). However, MLFs are difficult to tune in practice. 
(a) The leapfrog topology 
Vout 
(b) The summed-feedback topology 
Figure 4: The multiple-loop feedback circuits. 
1.7.3 Cascade Connection of Second-Order Sections (CF) 
A high-order filter function T ( s) can be realized as the ratio of the output voltage/current 
to the input voltage/current of a cascade connection of lower-order stages, each of which must 
not load the output of its proceeding one. For this to be true, the output impedance of each 
voltage section must be much lower (higher for current mode implementation) than the input 
impedance of the following section at all frequencies of interest. 
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Thus, the high-order filter function T(s) can be written in the form 
. (24) 
Where t( s) is a first-order term, or simply constant, depending on the order n of the function, 
which is either odd ( n = 2N + 1) or even n = 2N, respectively, with N being an integer and 
(25) 
Compared to the previous two methods, this method provides a easy way to design and 
tune. However, there still are some criteria to be taken care of in this design [33]: 
1. Impedance isolation as mention in th~ beginning of this section 
2. Pole-zero pairing, i.e. which poles with which zeros of T ( s) will be paired to form each 
3. Distribution of the overall gain in the various biquadratics 
4. Maximization of dynamic range (DR) and the signal-to-noise ratio (SNR) 
In this project, Butterworth approximation was selected for the simplicity of implementation. 
For this 8th order low-pass filter, the overall gain are all equal to 1, pole frequencies of each 
~iquads ate the same, and the Q factors are 0.51, 0.60, 0.90, and 2.56 respe.ctively for the four 
subsequent biquads. 
1.8 On-Chip Automatic Frequency Tuning 
Due to process tolerances, temperature variations, and aging effects, the necessary response 
accuracy of continuous-time filters are not high enough. The time constant CL/ 9m accuracy 
is as low as ±40% for Gm - C filters. Accuracy is even lower for active RC filters due 
to the higher variations of absolute value of resistors and capacitors. Hence, to achieve and 
design high-accuracy filters, automatic tuning is required. The most widely used technique is 
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based on information in the frequency domain. The time-domain· tuning technique is based 
on charge comparison. This technique allows an accuracy down to 1 % without large tuning 
noise feedthrough. However, this technique is difficult implemented in low voltage (1 V) as 
illustrated in Section 1.8.2. 
1.8.1 Master-Slave Tuning 
A master-slave tuning method as show in Figure 5, is usually used for on-chip automatic 
tuning [34], because the capability to continuously tune is necessary when faced with varying 
conditions. In those methods, a "master" filter is arranged as a voltage-controlled oscillator. 
Using phased-locked loop techniques, accurate tuning within 1 % is achievable [35-37]. For 
good matching between the "slave" and "master" filter, the frequency component of the slave 
is located in the passband of the master filter. Due to parasitic coupling between the slave 
and master filter, the tuning system noise feedthrough can be much higher than the noise level 
of the filter itself [35-38]. Furthermore, because there is some relative variation of device 
characteristics between the master and the slave, the correlation between the master and the _ 
filter time constants fluctuates from the design value. Transistors should be larger to decrease 
the uncertainty, which leads to higher power consumption. [39]. 
Input 
Signal 
Referenc 
Clock 
e 
:: 
FILTER 
(Slave) 
Control 
Voltage 
PLL 
(Master) 
Output 
Signal 
Figure 5: Block diagram of master-slave tuning. 
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1.8.2 Time-Domain Tuning 
For Gm - C filters, in the tuning system the CL/ gm ratios of a "replica" gm - C stage is 
tuned by locking it to an external clock frequency and the ratio of two current sources [ 40]. 
The block diagram of this system is given in Figure 6. 
The output voltage of the OTA is stored on the capacitor C1 during clock phase ¢1 , resulting 
in a stored charge (q1) given by 
(26) 
This charge is transfered to CH in clock phase ¢2 • Meanwhile a constant current source 
(N JR) discharges the CH with q2. Any difference between q1 and q2 will be measured and tum 
into a averaged value (Vfreq), which is fed back to OTA. In steady state, q1 = q2 , result in 
N 
(27) 
The tuning will be accurate if a precise clock frequency is provided. However, in low-voltage 
(1 V), the charge transfer mechanism will be destroyed due to the switches, which can not turn 
on completely. Furthermore, this technology is not appropriate for active RC filters since the 
filter transfer function can only be tuned by adjusting the capacitors. 
1.8.3 Programmable Capacitor Array 
The programmable capacitor array technique uses a capacitor array for each capacitor [41] 
used in the filter. By automatically selecting the proper capacitance value, the poles can be 
adjusted. The advantage of this technique is that it can also be used in the implementation of 
active RC filters. Though its tuning accuracy becomes a function of resolution of the capacitor 
array, this technique provides a way to solve t~e drawback of tuning uncertainty in active RC 
filters. 
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V ss 
NIR 
V LPF Vfreq 
Charge 
Figure 6: Charge-based automatic frequency controller. 
The capacitance bank is shown in Figure 7. The parallel capacitor array consists of a fixed 
capacitance, 0 0 = Cmin, and N binary weighted switchable elements (01 - CN ), the smallest 
of which had a value denoted bC. The total value of array capacitance, CARRAY, for any tuning 
code n is given by 
Cmin +nbC (28) 
where n is in the range of O • • • (2N - 1). 
For an array representing a nominal capacitance of Cnom and a range of ±x% about Cnom, 
the design equations are 
X 1 
Cmin = Cnom[l + 100( 2N _ 1)] 
(29) 
(30) 
This array has a maximum quantization error given approximately by 
S 1 
Co 
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Nodel (ground/virtual ground) 
S2 
Cz 
S4 SN___JN 
Digital Code 
C4''"''' CN 
TIIIIT 
1. 
Node2 
Figure 7: Capacitor array structure. 
l X 
Emax ± 2N( 100 _) · 100% 
(31) 
The percentage spread of array values due to process spreads and temperature variations in 
the on-chip RC time constants x was usually ±50%. For N = 5, quantization error Emax = 
±3.1%. Regarding chip area and tuning range ability, this technique leads to an accuracy on 
the order of 5%. The calibrator circuit based on this technique will be proposed in Chapter 4. 
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2 SALLEN-KEY LOW-PASS FILTER (LPF) . 
Sallen-key low-pass filter was selected for its capability of converting into current mode, 
low area requirement, and Q tunability by adding another amplifier as discussed in Section 2.2. 
The more important feature of Sallen-key low-pass biquad lies in the implementation without 
using infinite gain amplifier. Instead, the amplifier only provides a constant gain of K, which 
could simply be unity. We will see later, this feature provides an easy way to implement it in 
current mode due to the fact that infinite gain current amplifier is difficult to build. 
2.1 Transfer Function 
The realization sh~wn in Figure 8 [8] is called a Sallen-Key low-pass biquad. In this circuit, 
the finite gain amplifier provides a constant gain of k. Furthermore, it will be analyzed later 
that the gain of this amplifier only affects the DC gain k of the biquad, which is not the most 
critical part of filter design. 
This circuit may be routinely analyzed using Kirchhoff's current law and get the transfer 
function of 
C1 
R1 Rz 
+ + 
Vin Tc, 
o,....._ _______ ....__ ______ o 
V out 
Figure 8: Sallen-key low-pass filter configuration. 
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Kw2 k/R1R20102 
T(s) 
p 
-
Wp 1 1 1-k 1 
s2 +-s+w2 s2+(--+--+--)s+ Qp p R101 R201 R202 R1R20102 
K - k 
(32) 
1 
1 
where k is the DC gain, Wp is the pole angle frequency, and QP is the Q factor of the low-pass 
filter. 
2.2 Modified to Q-Tunable 
As shown in Equation (32), in order not to affect wp when Qp changes, k is the only 
coefficient can be changed. However, DC gain K will be changed if k varies. The proposed 
LPF configuration shown in Figure 9 makes Qp change independently possible, which will be 
used for tuning.· 
R1 R2 
+ + 
Vin Tc, 
o---------~-------o 
Vout 
Figure 9: Modified Sallen-key low-pass filter configuration. 
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T(s) -
1 1 1- k1k2 1 
s2 +(--+--+---)s+----
R101 R201 Jl.i02 R1R20102 
(33) 
1 
.. 1 
The transfer function thus is modified to the equation shown above. It can be seen that wp 
changed according to capacitance 0 1 and 0 2, which will not affect the DC gain Kand Qp. The 
Qp can be independently changed via the amplifier's gain in feedback loop of k2 • Whenever 
k1 is fixed, the DC gain will not be affected in the tuning period. To clearify, though this 
configuration provides a way to tune the Q factor of the biquad, in our design, the Q factor is 
not tuned continuously. Instead, the Q factor is switched between an finite yalue and infinite 
when filter is working as an oscillator. 
2.3 Sensitivity 
If R1 = R2 = R, 0 2/ 0 1 = m, and according to the definition in Equation (5), the sensitivity 
of the modified Sallen-key LPF configuration can be written as 
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1 
SWp -R1,R2,C1,C2 2 
SWp 
k1,k2 - 0 
SQp 
k1,k2 -
.~ R1 C, _ k,Q• 
Qpk1k2 R2C2 - ..jiii, 
(34) 
SQp 
R1 -
1 R2G2 _ Q, _ 1 -2 + Qp R1C1 - -SR2 - -2 + Qp..fiii, 
where m should not be select a high value, otherwise will increase some of the sensitivities. 
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3 CURRENT-MODE SALLEN-KEY LPF 
3.1 Adjoint-Networks 
Given any network N, a corresponding network Na referred to as the adjoint network , 
can be created _such that when the excitation and response of network N are interchanged, and 
network N is replaced by network Na, the input-output transfer function remains the same. 
Network N and Na are said to be inter-reciprocal to one another [42]. An important attribute 
of inter-reciprocal networks is that they have identical'component sensitivities [43]. 
The adjoint network of a given network is found by replacing each element in that network 
by another according to the list given in Figure 10 [44,45]. As is apparent from Figure 10, 
the input voltage source is converted to a short circuit and the current through it now becomes 
the output response variable. Conversely, the port at which the output voltage· of the_ original 
network is taken is now excited by a current source. Passive elements in the adjoint network 
are the same as those in the original network. By then, a voltage amplifier with infinite in-
put impedance and zero output imped3:11ce transforms into a current amplifier with zero input 
impedance and infinite output impedance [7]. A current conveyor with the Y terminal grounded 
P!ovide a way to implement the current amplifier. 
3.2 Current-Mode Sallen-Key LPF 
To simplify, the adjoint network of modified sallen-key LPF configuration can be obtained 
as shown in Figure 11. By the inter-reciprocal property, Youtf¼n = lout/ fin, with the transfer 
function shown in Equation (33). In addition, by the adjoint network property, the component 
sensitivities are the same as the original network. 
Signal 
Sources 
Passive 
Elements 
Controlled 
Sources 
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Element 
o - V + o 
out 
R 
0 -----JV'--- 0 
C 
O>------ll I--( -o 
0---
+ 
V 
0---
Adjoint 
I out 
R 
o-----JV'----o 
C 0-----1! 1----( -o 
Figure 10: Some electrical elements and their corresponding adjoint elements. 
C 
I 
: K2 
I - - - - -
I. R Rz 
I out 
Figure 11: Current-mode modified Sallen-Key LPF configuration. 
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The current amplifier can be easily implemented by a current mirror. It is reasonable to 
assume for low current gains that the bandwidth of the current mirrors are much larger than 
that of the opamps. The simulation results confirm this expectations. Furthermore, the zero 
input impedance of each single current conveyor biquad offers a easy way for current addition 
and thus cascade. 
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4 DIGITAL TUNING 
The frequency response tuning of this continuous-time filter is achieved by using pro-
grammable capacitor arrays and digital tuning methods. As mentioned in [18], the digital 
tuning method used to program these arrays does not cause modulation of the signal being 
processed as the tuning code is fixed during normal operation. 
4.1 Block Diagram 
fu previous section, the digital tuning method is mentioned by use of capacitor array. fu this 
section, a detailed description of digital tuning block will be discussed. The basic function of 
the tuning circuit is to compare the time constant of a ~abricated RC network with a (provided) 
reference clock. Binary counter (a) and (b) are initially preset io zero. During tuning period ef>t, 
the filter is configurated as an oscillator and disconnected from the received signal line, and the 
center frequency of the filter is tuned directly. fu the first half period of ef>t, the oscillation pulse 
is counted and latched at the end of half tuning period. The same operation is used for binary 
counter (b ). The two counter results are then compared during next half tuning period. By then, 
digital tuning code will change accordingly unless two counter results are the same. Once equal 
result comes from the comparator, the filter is switched back into normal operation. To use this 
tuning method, we need to develop a practical method for measuring the pole frequency of the 
lowpass filter (oscillator), which will be discussed in next section. 
The block diagram of digital tuning is shown in Figure 12. During tuning period, the 
oscillating frequency of f O is compared to the desired frequency fr. 
fuput --•~o\ 9-
Signal ,,,o'--
fin l 
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Filter Output 
Signal Jc 
Oscillation frequency f 
Digital 
Tuning code 
Up-down 
Counter 
Preset 
>,< 
Reset 
= 
= 
Reset 
Binary 
Counter 
(a) 
Comparator 
Binary 
Counter 
(b) 
~----
Figure 12: Detailed block diagram of digital tuning. 
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4.2 Filter Works as an Oscillator 
A second-order system function is the transfer function with two zeros at infinity 
H 
T(s)=----
Wo 
s2 + s Q +w5 
(35) 
where H is merely a magnitude scale factor of H = w5. The constant w0 acts merely as 
a frequency scale factor. The transfer function can be normalized to be readily studied the 
dependence on Q factor. 
1 
T(s)=---
1 
s2 +sQ+l 
(36) 
There is an important observations that can be made from the study of the magnitude curve 
(Figure 13) and Equation (36): For Q > 1/-/2, the magnitude peaks at 
(37) 
The peak occurs at a frequency lower than w0 • For Q > 5, the frequency of peaking practically 
equals w0 (within 1 %), and the 3dB bandwidth is practically equal to w0 /Q rad/s. When Q 
approaches to infinity, the poles of the second-order system will locate on the imaginary axle 
and thus become an oscillator with oscillation frequency of w0 • 
4.3 · Frequency Tuning Accuracy 
The main factor in the tuning accuracy is the accuracy of measuring the oscillation frequency. 
If M circles are counted in one measure period. The measured oscillation frequency is obtained 
as 
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The Frequency Response of Normalized Second Order Section with Different Q 
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Figure 13: The frequency response of a second-order system with differe1;1t Q. 
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Mfs (38) 
· where f s is the desired center frequency, Na is an integer value obtained as measured count, 
and flNa is a measurement error with a decimal part. Similar to fa, the reference frequency fr 
is related to the desired count value Nr as 
fr = Nr + flNr 
Mfs (39) 
From (38) and (39), the normalized pole frequency error can be written as 
Nr + flNr 
---------- 1 
Nr + (Na - Nr) + flNa (40) 
fr ~ Mfs (flNr - (Na - Nr) - flNa 
with the approximation that Nr is much larger than flNr, lflNal, and !Na - Nrl• If Na is 
satisfied with the convergence condition 
(41) 
and the maximum measure error 
(42) 
the tuning process is finished. The ratio of oscillation frequency fa and the pole frequency fc 
is given as T/· The accuracy of center frequency can be obtained as 
(43) 
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Emeas and Econv are typically one, and t:..Nr is less than one. For M = 32, we obtained a 
designed accuracy of 6.3% with 'T/ = 0.99 and t:..Nr =. 0. Therefore, in order to decrease 
the tuning accuracy, the number of circles which is counted during every tuning period can be 
increased. 
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5 PROTOTYPE IMPLEMENTATION 
5.1 Current Amplifier 
. The natural core of continuous-time, current-mode circuits is the current mirror [ 46,47] due 
to its simplicity, reduced silicon area, and versatility. In this project, two main current amplifier 
were implemented by use of cascode current mirror as illustrated in the following sections. 
5.1.1 Basic Current Amplifier 
The, well known basic current mirror can be used to build a current amplifier shown in 
Figure 14 consists of transistors M1 , M2 , and current sources M3 and M4 • The ideal current 
gain A1 is given by 
iol 9m2 
Ai=-. =--=-k1 (44) 
'ti 9ml 
Also, observe that current copies can be simply expressed as 
(45) 
However, this expressions are valid only if the input and·output_impedance are very low and 
high, respectively. Furthermore, it is assumed that VDsi = VD82 .-1n real implementation, there 
will be a output current error given by 
(46) 
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M lb M k/b M6 k/b 
~-zas w w w 
tz>2 k1tz>2 k2tz>2 
i. 
i ol i o2 p Q 
M2 w w 
k/-~-) I k2tz>1 
w 
tz>1 
(a) Basic current amplifier ( M1&M2)and copies( Ms). 
-k 1 i ol 
i. 
l 
-k 2 
i o2 
(b) Symbolic representation of (a). 
Figure 14: Basic current amplifier. 
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In addition, the non-ideal input and output impedance can cause performance degradation. For 
instance, consider two basic current amplifiers in cascade as shown in Figure 15; then the 
_i_,i •----ie>>---i o••------1[>>--••--
Figure 15: Diagram of two basic current amplifiers cascade. 
output current of the first current amplifier is referred to as i0 • Then the current gain can be 
expressed as 
-gm2 
io = ·i 
(gml + gdsl + gds3) + (gds2 + gds4) (47) 
The input impedance is approximate gm1 + gdsl + gds3, and the output impedance is gds2 + gds4• 
If gm1 = gm2 = gm, the Equation (47) can be rewritten as 
Thus, the error becomes 
-gm -1 
'lo= i = 
gin+ gout 2gout 
l+--
gm 
(48) 
(49) 
Apparently, this error could be reduced by increasing output impedance and decreasing input 
impedance. Except for increasing £ 2 and £ 4 , the cascode structure offers a way to reduce the 
error. 
5.1.2 Cascode Structure 
A modified high swing cascade structure [ 48] is used to reduce the input impedance as 
shown in Figure16. Consider two cascode current amplifier case, the current gain is modified 
to 
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M3 
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Figure 16: Cascode current amplifier. 
io - 9m29m3 - 1 
/"V 
ii - -9m-19_m_3_+_9_m_3_9_d-s4_+_g_d_s4_9_d-s5. = -9m_i/_9_m_2_+_g_d-s4_/_g_m_2 
with 9dsl and 9ds3 are neglected. Correspondingly, the input impedance is written as 
9ds3 + 9ds4 
Rin = -----------
9m19m3 + 9m39ds4 + 9m19ds3 
comparing to input impedance of basic current amplifier 
(50) 
(51) 
(52) 
In order to further increase gm3, the excess bias of gm3 is maximized by giving bias of voltage 
supply. 
Due to the low input impedance, the dominant pole will occur at high frequencies. We draw 
the small signal model as shawn in Figure17 for hand calculation. ~n = I/Gin is the input 
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resistor used to transfer the input voltage into input current. Due to very low input impedance 
c~ lOohm), the input current is approximately equal to ¼nGin, The 9dsl and 9ds3 are both 
neglected to simplify the calculation. The parasitic capacitors at each node are simplified as 
C1 - 0 4 . Thereby, the transfer function and the pole-zero locations can be obtained as 
io 
G. p C2 ,J,, gout C4 n 
V ½ gm2'-i ,n 
C1 ,J,, gmJV. 
I 
Figure 17: Small signal model for cascode current amplifier. 
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ck C2(9m3 +Gin)+ C3(Gin + 9ds4 + 9ml) + C19ds4 
s2---+ s-----------------+ 1 
9m19m3 9m19m2 
9ml 9ml 
Wpl !::,:! !::,:! 
Gin 9ml Gin Gin 
02(1 + -) + 03(- + -) 02(1+-) 
9m3 9m3 9m3 9m3 
C2(9m2 +Gin)+ C3(Gin + 9ds3 + 9ml) + C19ds3 Ym2 + Gin (53) 
Wp2 !::,:! '.::::'. 
Ck 01 
9m3 
Wz1 !::,:! 
03 
Ck - C1C2 + C1C3 + C2C3 
01 - cdbl + Cgs3 + Csb3 
02 = ,· Cgsl + Cgs2 + cdb3 + cdb4 
03 - Cgdl 
with an approximation of 0 1 » 0 3 and 0 2 » 0 3. Since impedance looks into node Q 
1 
(R:n -) is larger than impedance looks into node P, the first pole occurs at node Q and 
9ml 
second pole occurs at node P respectively. As apparently, the input resistor (Gin ) should 
be taken of , otherwise the second will be too close to first pole. To optimize the frequency 
response, M3 should work at the edge of triode region and saturation region. 
Besides the AC performance, the ability to handle large signals with minimum distortion 
is an important consideration in most "linear" applications. The dynamic range (DR) of this 
circuit will be further analyzed. The dynamic range is determined by the maximal signal swing 
and therms noise of the amplifier. Since the current amplifier is an open-loop circuit, both 
input and output swing must be taken into account for dynamic range calculations. According 
to Figure 16, the maximal possible input and output swings are given by 
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(54) 
(55) 
-
where I bias is the bias currel).t of the current source of the current amplifier, the first and second 
term in the brace represent the amplitude of the maximal lower and upper swing, respectively. 
For a given power supply Vid, the input swing is limited by the saturation voltage Visat of the 
NMOS mirror transist~r, the threshold voltage Vt:hn, physical size of M1 and the bias current. 
If M 1 and M 2 have the same size, and Vis mismatch is neglected, the output swing will be the 
same as the input swing. However, due to the cascode structure, which provides current gain in 
each biquad section, the input swing is smaller _than the output swing. To maximize the signal 
swing, the saturation voltage must be minimized. However, a too-small saturation voltage will 
increase the noise :floor,· thereby degrading the dynamic range as shown below. 
Each of the transistors has been modeled using an equivalent current noise source, as pre-' 
sented in Figure 18. The noise of each current source is represented as a noise current generator 
i~ in parallel with the MOS transistor. Current noise sources are used here since we will be 
addressing the high-frequency noise performance of this stage. It should be mentioned here 
that in the following derivations, we have aiisumed matching between transistor pair M1 and 
M2 with 9ml = 9m2 = 9mn as well as in pair M4 and Ms with 9m4 = 9m5 = 9mp• The noise 
of cascode device M3 contributes negligibly to the output. Taking only the thermal noise into 
account, the total equivalent output rms noise is given by 
(56) 
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Figure 18: Main noise sources of the proposed current amplifier. 
Equation (56) shows that the total noise is proportional to the transconductance 9m of tran-
sistors. As the transconductance is given by 9m = 21ds/Visat, noise minimization requires 
choosing the saturation voltage Visat as large as possible, which is just opposite to the require-
ment for maximizing signal swing. Consequently, an optimal Vdsat exists for which the DR is 
maximal. The optimal Visat can be derived by maximizing the dynamic range which is given 
by the ratio of the maximal signal swing over the total rms noise. From (55) and (56), it can be 
derived that the dynamic range is proportional to the following: 
(57) 
where f3n is the W / L ratio of the NMOS transistors and /3p is the W / L ratio of the PMOS 
transistors. By taking the derivative of DR with respect to Visat, the optimal saturation voltage 
½tsatopt could be obtained. 
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5.1.3 Gain Switchable Current Amplifier 
As mention in Section 2.2, a gain switchable current amplifier is needed to make the Q 
factor of the proposed biquad to be switchable between the finite value (0.51, 0.6, 0.9, and 2.56 
for the four subsequent biquads of the filter) and infinite, which is required when the filter is 
working as an oscillator. 
The proposed current amplifier is_ shown in Figure 19. M1 ~ M7 build the cascode current 
io2 
amplifier and copier. Switch M10 and M13 are used to control the current gain of-.-. M8 , M9 , 
'/,i 
M11 , and M12 are added for the purpose of matching. The current gain is obtained as 
-~ V <>----i 
I cp L ______________ - ____ _ 
Vb. ias 
i. 
l 
M M 
: M,---u- L--
1 
V 
en 
---------------------
Figure 19: Gain switchable current amplifier. 
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(58) 
9m6 
9m2(l + ------) 9m6 9m1(l + -------) 
w w 
µCox( yho(Vcn - ½n) µCox( yho(Vcn - ½n) 
which provides a gain higher than one. Otherwise, when M10 and M13 are both switched off, 
Transistors which work as switch will somehow degrade the performance of the circuit but 
not significantly. First, the bandwidth of the current amplifier will decrease slightly due to the 
increase in parasitic capacitance. Furthermore, the dynamic range will reduce since the signal 
swing degrads slightly. In addition, there are more noise sources. Of course, the mismatch 
between the PMOS resistors and NMOS resistors will produce extra offset. Though the extra 
transistors will produc~ nonlinear term (such as Vfs), the linearity will not affect too much 
since the switches are only turned on when the filter is working as an oscillator. 
5.1.4 Pseudo-Differential Structure 
A practical low-voltage bipolar CMOS pseudo-differential transconductor reported re-
cently by Rezzi [49]. A pseudo-differential architecture was reported to be used to avoid the 
voltage drop across the current generator. This solution usually maintains a large dynamic 
range but it is required to control carefully on its response to common mode (CM) signals. 
As a consequence, a solutions of feed-forward common-mode cancellation was developed as 
shown in Figure 20. The common-mode input signal is rejected based on the cancellation 
of common-mode transconductance performed by an additional feed-forward transconductor. 
This technique consists of adding a parallel transconductor (a) whose common-mode transcon-
ductance is equal in magnitude to that of the original one (b) (Gma = Gmb) but whose dif-
ferential transconductance is zero. If the output current of this common-mode transconductor 
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Figure 20: Principle of feed-forward common-mode cancellation. 
is subtracted at the output nodes of the pseudo-differential one a feed-forward cancellation 
of the common-mode input signal will be performed while preserving the overall qifferential 
transconductance. Provided that the common-mode responses of the two parallel paths match 
perfectly (even at high :frequency) the structure exhibits and ideally infinite common-mode 
rejection. 
This common-mode rejection technique could be applied to any type of pseudo-differential 
structure. Figure 21 shows a possible pseudo-differential implementation for current amplifier. 
In this application, a parallel copier (M3,M6 ) is added. Any common-mode current that gener-
ate from M2 will be copied to M3 then mirror back to Mu. The common-mode current then 
subtracted at the drain of M 2 and Mu. The same operation for M4, M5 and Mu. Thus, the 
common-mode current is canceled at the differential output node. A feed-forward cancellation 
of the common-mode signal is performed while preserving the overall differential current gain. 
At low frequency the CMRR is mostly limited by matching of transistors. However, at 
high :frequency, CMRR will be reduced due to the roll-off in the response of the parallel copier 
(node P) [ 49]. 
5.1.5 Simulation Results of Current Amplifiers 
· After the implement of the cascode structure and pseudo-differential structure with feed-
forward common-mode signal cancellation, the constant gain current amplifier has gain band 
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Figure 21: Pseudo-differential current amplifier with feed-forward CM cancellation. 
width (GB) of 1.2GHz. The gain switchable current amplifier has gain band width of 1.6GHz. 
The output impedance of gain switchable current amplifier is degraded due to the higher biasing 
curent required for increasing the gain bandwidth. However, the gain of K2 will only affects 
the Q of the biquad. In addition this gain could be tuned to get the appropriate value. The 
simulation result.is listed in Table 1. 
Table 1: Simulation results of current amplifiers. 
I f-adB (GHz) I 14n (Ohm) I Rout (Ohm) I 
Amplifier with gain fixed (K1) 1.2 8.24 7.9k 
Amplifier with gain variable (K2) 1.6 5.066 2.893k 
5.2 Programmable Capacitor Array (PCA) 
Two programmable capacitor arrays were implemented according to the structure require-
ment of the modified Sallen-Key LPF configuration. NMOS switches were used in the arrays. 
In addition, minimum gate length ensured low values of parasitic capacitance and resistance. 
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The more important is that the time constant formed between the parasitic switch resistance 
and the switchable array capacitance was small in comparison with 1/wco (where Wco is the 
filter's corner frequency). Instead of all binary weighted gate widths as mentioned in [18], 
one of the capacitor array was implemented with the same gate widths for optimizing the fre-
quency response of the biquad. The capacitor arrays for C1 (PCAl) and C2 (PCA2) are shown 
in Figure 22 (a), (b) respectively. 
To implement the capacitor array for C2 (see Figure 9), binary weighted gate width NMOS 
switches with minimum gate width of 0.36µ were used. The array values chosen were lOfF, 
20fF, 40fF, 80fF, 160fF (switchable), and 160fF (fixed). 
For the capacitor array used for C1 (see Figure 9), the same gate width NMOS switches 
were used. Unlike C2 , the switches of C1 array are connected to virtual ground, which is 
the low impedance input of the current amplifier. Hence a larger gate width is necessary to 
reduce the parasitic resistor such that the time constant formed by the switches and the parasitic 
capacitance at the virtual ground node is minimized. The uniform gate width is chosen by 
optimizing the frequency response. A binary weighted gate width switches will require an 
excessively large capacitor array that will become unacceptable. The capacitance values chosen 
for C1 array were 40fF, 80fF, 160fF, 320fF, 640fF (switchable), and 640fF (fixed). 
5.3 Biquad Implementation 
A fully-differential biquad was implemented to reduce the second harmonic distortion as 
shown in Figure 23. K 1 and K2 are current amplifiers, where K 2 .is the selectable amplifier 
gain. PC Al and PC A2 represent programmable capacitor array of C1 and C2 respectively as 
shown in Figure 22. The transfer function was derived in Equation (33). In order to make the 
biquad to be cascadable without affecting the DC operation point, the DC operation voltage at 
the output node of a biquad was adjusted to the same as that of the input node. However, the 
output node of K 1 is high impedance, any common-mode current will make the DC voltage 
varies a lot. Thus a lower resistance value of R was selected. 
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Figure 22: Capacitor array implementation. 
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Figure 23: Fully-differential biquad. 
To simulate the biquad, single tone test was performed with input frequency of 50MHz and 
250MHz. For 50MHz input frequency, the SNDR and the H D3 versus signal input amplitude at 
the pole frequency of 285MHz simulated using typical model of a .25µm technology is shown 
in Figure 24. It can be seen that the maximum SNDR occurs when input Vpp = 450m V with 
SNDRmax = 53dB, and HD3 = 60dB. A lower input Vpp value results in a higher HD3 • 
For example, when-Ypp = lO0mV, the HD3 can reach 82dB. For 50MHz input signal, the 
second harmonic will be eliminated for the fully-differential structure of the biquad. The third 
harmonic is located within passband of the filter and is used for testing the THD of the filter. 
With an input signal of Vpp = 500m V, the corresponding FFT of the output signal is attached 
in Figure 25. 
Figure 26 shows the SN DR and H D3 versus the signal input amplitude when the input 
frequency is at 250MHz. It can be seen that the SN D Rmax = 49dB and the corresponding 
HD3 = 5ldB with input Vpp = 300mV. The fundamental frequency is located close to the 
passband edge of the filter. Together with the higher noise, the maximum SN DR and the 
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Figure 24: SNDR and H D 3 versus signal input amplitude (50MHz). 
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Figure 25: FFf of output of bi quad with fundamental frequency of 50MHz. 
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Figure 26: SNDR and H D3 versus signal input amplitude (250MHz). 
corresponding H D 3 are both less than the 50MHz input case. Figure 27 shows the FFf of the 
output signal with input signal Vpp = 300m V. 
A more effective way to simulate the noise perfom1ance of the filter is to use two tone test 
to avoid the harmonic falling in the stopband. A two tone test was performed with the signal 
inputs set at 200MHz Ua) and 250MHz (Jb)- The summation of this two input frequency is 
nearly located at the passband edge and the subtraction is located in the passband. The highest 
harmonic is found in 300Mhz (2fb - fa)- The FFf of output signal when ID3=58dB with 
input Vpp = 300m V is shown in Figure 28. 
5.4 Current-to-Voltage Converter (CVC) 
As an output buffer for the current-mode filter, a current-to-voltage converter was built 
to convert the output current into voltage for measurement purpose (Figure 29). The current 
mirror pairs (M1 M 2 and M 3 , M 4 ) mirror the differential output current from the filter and I . 
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Figure 27: FFf of output of biquad with fundamental frequency of 250Mhz. 
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Figure 28: FFf of output signal of biquad in two tone test. 
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convert it into voltage via the off-chip resistance (R1 and R2) which can be replaced using 
off-chip transformer for measurement purpose. In this ·way, the GB of current-to-voltage is 
nearly the same as the current amplifier with gain of one, which will not degrade the frequency 
response of the overall filter. Due to linear resistors are used to generate voltage analog output, 
the nonlinearity of the eve is mainly due to the current mirror itself, which will not degrade the 
overall linearity performance of the filter. M5 -M8 are used to fix the common-mode voltage ( at 
node P) and amplify the differential signal into a voltage mode signal when the filter is working 
in oscillation mode. The differential signal further amplified by current mirror M7-M10 and the 
digital voltage signal output ½out can be obtained for digital tuning purpose. 
5.5 Critical Digital Comparator 
The most critical part of the digital tuning circuit is the first two D-flip-flop of the binary 
counter due to the required operation frequency, which ca be up to 400MHz. AD-flip-flop 
was designed using pseudo-NMOS logic to increase the speed. When-it works at 400MHz, 
the transient response of the binary counter shows a rise-time of operation of lns (see Figure 
30). In order to further reduce the rise-time and fall-time of the binary's output, a buffer with 
minimum transistor size was added at each output node. Due to a selected signal was generated 
to determine the counting mode or comparing mode, no extra latch is necessary. 
5.6 Overall Schematic of Filter 
The overall schematic of the 8th order Butterworth analog filter with current-to-voltage 
front-end is shown in Figure 31. 
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Figure 30: Transient response of binary counte.r with !clock = 400M Hz. 
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Input voltage is converted into current by the input resistor. In order to maintain the 
common-mode voltage of ½d/2 and thus the input voltage swing, a DC current source le 
is injected into the input of the current amplifier of the first stage. As a trade-off between 3dB 
frequency and dynamic range, the common-mode voltage of the output of the current amplifier 
is set less than ½d/2 to reduce the size of the PMOS transistors, hence, increase the 3dB cutoff 
frequency. 
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6 SYSTEM SIMULATION RESULT AND LAYOUT 
In the previous chapters, we discussed the architecture of the filter, especially the imple-
mentation of biquad and the tuning circuitry. The simulation results of one biquad is also 
included. In this chapter, we will present the HSPICE simulation results of the system and 
discuss the layout design of the entire filter. 
6.1 System Simulation Result 
6.1.1 AC Response 
The frequency response of the overall 8th-order analog filter shows that the filter pole 
frequency can be tuned from 237MHz to 325MHz (see Figure 32 ). The frequency response 
of the filter for f O = 300MHz is compared with the ideal circuit, which is realized using ideal 
voltage control voltage sources and is shown in Figure 33. The peak amplitude error is less 
than 2dB. The group delay of the overall filter is nearly 3n. The comparison of the group delay 
with that of the ideal filter is further illustrated in Figure 34. The oscillation frequency and the 
corresponding pole frequency are listed in Table 2. 
Table 2: Pole and oscillation frequency corresponding to tuning code. 
I Tuning Code I Pole Frequency (MHz) I Oscillation Frequency (MHz) I Error 
11111 237.2 187 21.2% 
11110 257.4 205 20.3% 
11100 288.7 255 11.6% 
11000 314.1 270 14.0% 
10000 321.5 275 14.4% 
00000 326.4 277 15.1% 
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AC Response 
Figure 34: Groupdelay of filter and ideal filter. 
6.1.2 Total Harmonic Distortion (THD) 
Similar to the test method used in the simulation of biquad, single-tone and two-tone 
· tests were performed. Input frequency of 50MHz and 250MHz were used for the single-tone 
test. The SNDR and H D3 versus signal input amplitude for the pole frequency of 285MHz 
are shown in Figure 35 and Figure 36. When the input signal is at 50MHz, it is shown that 
the maximum SNDR occurs when input Vpp = 300mV. The SNDRmax and the HD3 are 
48.5dB and 55dB, respectively. For 250MHz, SNDRmax = 48dB and the corresponding 
H D3 = 54dB with input Vpp = 300m V. The corresponding FFT of the output signal when 
input signal of 50MHz is attached in Figure 37. A two-tone test was performed for two tones 
at 200MHz and 250MHz. The corresponding FFT of the output signal is shown in figure 38. 
The ID3 ts equal to 52.5dB for a 300mY ½-p input. 
Table 3 summarizes the performance of the circuit. 
60 
SNDR vs Input Vpp 50MHz Input 
48 ................ ·············· 
·········~·········~········~········~········~-· ..... . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .... -~ ........ -~ ................... '•' ............................. . . . . . . . . . . . . . . . . . . . . . . . . . . 
42 ···· ···l······ ...: ......... ; .......... : .......... :° ••••••••. : •...••••.• : ...•••..• 
' . . . . . . 
' . ' . . . . . . . . . . . 
40'----'--~---'----'---~--'----'----'----'--~ 
0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5 0.55 0.6 
lnputVppM 
HD3 vs Input Vpp 50MHz Input 
75,-----,----,---...-----,---,------,----,---...-----,----, 
' . . . . . . . . . . . ... ' ........ -~ ........ -~ ......... , ..................... , .................... ~- ........ ....... . . . . . . . . . . . . . . . . . . . . 
65 ········:·· ·····:··· ...... : .......... : .......... : .......... : .......... : .......... : ......... ! ....... . . . . . . . . . . ieo ........ :···· .... ·:·· ..... : ......... l··········i··········i········i······· .. : ··(········ 
. . . . . . . . . . . . . . . . . ................. -~ ........ -~........ . ................................................... ~- ...... . . . . . . . . . . . . . . . . . . . "' 55 . . . . . . . 
50 
. . . . . 45 ········!·······••)••·······:··· ....... ; .......... ; .......... ; .......... ; .......... ; ... . . . . . . . . . . . . . . . . 
40'----'--~---'----'------''----'----'----'----'----' 
0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5 0.55 0.6 
lnputVppM 
Figure 35: SNDR and H D3 versus signal input amplitude (50MHz). 
SNDR vs Input Vpp 250MHz Input 
50,----.----,---...------,----,r----r---.----r-----,----, 
48 
a: 
0 
Z44 
tJ) 
.. ; .......... ; .......... ; .......... ; ......... ; ....... . . . . . . . . . . . . . . . . . . . . . . 
········:·········.·········:··········:··········:··········:········ ···· ······: ·······';········ . . . ' . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ................ -~ ......... .,. . . . . . . . . ... . . . . . . . . ... . . . . . . . . ... . . . . . . . . ... . . . . . . . . ... . ..... ~- ...... . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ' . . . . . . . . . . . 
42 .... ···i········<········••:••······••:••······••:••········:·•·· .. ·••:••· .. ··· .. :·· .. ·····,···· .. . . . . . ' . . ' . . . . . . . . ' . . . . . . . . . . . . . . . . . . 
40'-----'----'----'---_._-----''----'----'----'---_._ _ __, 
0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5 0.55 0.6 
Input Vpp (V) 
HD3 vs Input Vpp 250MHz Input 
75r---.--~---r--~---,r---.--~---r--~---, . . . . . . . . . . . . . . . . ' . 
70 . . . ' . . . . . •••I••••• o • • •~ • • • • • • • • •~ • • • • • • • • ••• • • • • • • • • ••• • • • • • • • • ••• • • • • • • • • ••• • • • • • • • • ~• • • • • • • • • ~• • • • • • • • . . . . . . . . . . . . . . . . . . . . . . . . . 
65 ········l·· ..... ; ......... ; .......... ; .......... ; .......... ; .......... ; .......... :••·······,········ . . . . . . . . . . . . . . . . . . . . . . . . . . ........ : ........ -~. . .... -~ ........ ·:· ........ ·:· ........ ·:· ........ -:· ........ -:· ........ ~· ...... . . . . . . . . . . 
"' !2 55 
. . . . . . . . . . . . . . . . . ........................... ·~..... . ................................ -· ........ -· ................ . . . . . . . . . . . . . . . . . . . . . . . 
50 ........ : ......... : .......... ;. ......... ; .......... : ... . . . . . . . . . . . . . . . . 
45 ········!·········)·········)·--······:·······--·:··········:··········:········ . . . . . . . . . . . . . . 
40'----'----'--_,__ _ _,_ __ '----'--~---'----'----' 
0.1 0.15 0.2 025 0.3 0.35 0.4 0.45 0.5 0.55 0.6 
lnputVppM 
Figure 36: SNDR and H D3 versus signal input amplitude (250MHz). 
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Figure 37: FFf of output signal of filter with 50MHz input signal. 
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Table 3: Filter performance. 
Features Performances 
Technology 0.25µTSMC 
Chip area 1.6 x l.6mmi 
Power supply lV 
THD Uin = 50MHz, Vpp = 300mV) -53.SdB 
HD3 Uin = 50MHz, Vpp = 300mV) 54dB 
THD Uin = 250M Hz, Vpp = 300m V) -54.7dB 
H D3 Uin = 250M Hz, Vpp = 300m V) 55dB 
Cut-off frequency 237-326MHz 
Power consumption 24mW(analog) + 3mW(digital) 
6.2 Layout Consideration 
One of the most important and crucial aspect of the design of analog systems is layout. 
Special care was taken for the layout. Most of the circuits were laid out symmetrically to 
minimize random offsets in all individual blocks. In mixed-signal systems, it is often unclear 
what is the best strategy to minimize the impact of noise coupling from the digital circuitry 
to the sensitive analog circuitry via the common substrate. The most effective way to reduce 
substrate noise is to create a low-impedance path from the p+ substrate to Yss, the lowest 
potential in th~ chip. In this chip, separate supply rails · were used for digital circuits and 
analog circuits. Though substrate and ground are in the same potential level, separate lines and 
pads were used inside the chip and were connected off-chip to reduce the coupling noise from 
substrate to ground. A large number of guard rings were used around and inside most blocks 
to avoid latch-up problems and also to reduce the body voltage fluctuation which in tum might 
cause variation in the drain current through body effect. In addition, a large numbers of by-pass 
capacitors were inserted with each block to reduce the power line noise. Finally, the width of 
the power line were calculated in terms of acceptable power drop within long power lines. 
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6.2.1 Capacitor Array Layout 
In the 0.25µm TSMC process, no standard linear capacitors were available. The capacitors 
were formed by the sandwich of Metal 2,3,4,5 layers with capacitance density of 120f F/ µ2 . 
The layout of a capacitor is shown in Figure 39. Metal 1 was not used to reduce the coupling 
noise from substrate. The bottom plate of the capacitors were connected to ground or vir-
tual ground to minimized the effects of the parasitic capacitance. A common centroid layout 
with dummies was chosen for the capacitor arrays. The resistors were formed by polysilicon. 
Interdigitized layout style was chosen. 
Metal5 
Top plate 
Metal2 
Bottom plate 
Figure 39: Layout of capacitor sandwich. 
6.2.2 Layout of One Biquad 
The most critical blocks for layout are the two current amplifiers. The amplifiers were 
pseudo-differential and much care was taken to keep the layout symmertrical. All transistors 
in the amplifiers were inter-digitalized combined with common centroid to reduce mismatches. 
The four biquads were arranged clockwisely as shown in Figure 40 . 
6.2.3 Layout of the Filter and Tuning Circuits 
The digital circuits were placed far away from the analog circuit and located beside one of 
the capacitor arrays. Figure 41 shows the layout of the whole filter. 
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Figure 40: Layout of a biquad. 
65 
Figure 41: Layout of the overall filter and tuning circuits. 
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7 CONCLUSION 
7.1 Thesis Summary 
A current-mode technique that uses simple current mirrors as proposed in this thesis pro-
vides a way for designing high-frequency and high linearity filter in low supply voltage. This 
technique could be employed to realize active RC filter, which were used for years for high 
linearity applications. The proposed filter achieved a SNDR of 48.SdB and H D3 of 55dB for a 
single-tone 300m V ½-p signal at 50MHz. The digital tuning scheme improves the uncertainty 
of pole frequency in the active RC filters. Tuning is performed during tuning period which 
will not couple digital noise to the filter. 
7.2 Future Work 
A bandpass biquad was further built by made use of the output of the switchable gain 
current amplifier. However, the Q factor is not high enough to be configurated an oscillator for 
tuning purpose. Further improvement of the switchable gain current amplifier could be helpful 
to build a high Q bandpass filter. 
A further direction of this work is to apply this technique to Tow-Thomas biquad and linear 
phase approximation. Linear phase filters are widely used in read-channel system and other 
applications. 
Power dissipation is becoming an increasingly important issue in the design of IC circuits 
because of the popularity of portable devices. In each block, a current source of lmA was 
used. Hence a further lower power dissipation design is another direction for future research. 
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